收藏本站
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
ADDRESS 00011 — CONFIGURATION CSNS
The Configuration Current Sense register is used
todisable the high over-current shutdown phase (OCHI1 and
OCHI2 dynamic levels) in order to activate immediately the
current sense analog feedback.
When bit D9 is set to logic [1], the current sense
synchronization signal is reported on FETOUT output pin.
When the corresponding NO_OCHI bit is set to logic [1],
the output is only protected with OCLO level. And the current
sense is immediately available if it is selected through SPI, as
described in Figures 13 . The NO_OCHI bit per output is
automatically reset at each corresponding ON off bit
transition from logic [1] to [0] and in case of over-temperature
or over-current fault. All NO_OCHI bits are also reset in case
of under-voltage fault detection.
ADDRESS 01001 — Control OUT1
Bits D9 and D8 control the switching phases as shown in
Table 11 .
Table 11. Switching Phases
ADDRESS 01101 — Control OUT5
Same description as OUT1.
ADDRESS 01110 — Control External Switch
Same description as OUT1.
ADDRESS 01111 — Test Mode
This register is reserved for test and is not available with
the SPI during normal operation.
Serial Output Communication (Device Status
Return Data)
When the CS pin is pulled low, the output register is
loaded. Meanwhile, the data clocks out the MSB first as the
new message data is clocked into the SI pin. The first 16 bits
of data clocking out of the SO, and following a CS transition,
is dependant upon the previously written SPI word (SOA1
and SOA0 defined in the last SPI initialization word).
Any bits clocked out of the SO pin after the first 16 will be
representative of the initial message bits clocked into the SI
D9 : D8
00
01
10
11
PWM Phase
0°
90°
180°
270°
pin, since the CS pin first transitioned to a logic [0]. This
feature is useful for daisy chaining devices.
A valid message length is determined following a CS
transition of logic [0] to logic [1]. If the message length is
valid, the data is latched into the appropriate registers. A valid
message length is a multiple of 16 bits. At this time, the SO
Bit D7 at logic [1] turns ON OUT1. OUT1 is turned OFF
with bit D7 at logic [0]. This register allows the master to
control the duty cycle and the switching phases of OUT1. The
duty cycle resolution is given by bits D6 : D0.
D7 = 0, D6 : D0 = XX output OFF.
D7 = 1, D6 : D0 = 00 output ON during 1/128.
D7 = 1, D6 : D0 = 1 A output ON during 27/128 on PWM
period.
D7 = 1, D6 : D0 = 7 F output continuous ON (no PWM).
ADDRESS 01010 — Control OUT2
Same description as OUT1.
ADDRESS 011111 — Control OUT3
Same description as OUT1.
ADDRESS 01100 — Control OUT4
Same description as OUT1.
pin is tri-stated and the fault status register is now able to
accept new fault status information.
The output status register correctly reflects the status of
the Initialization-selected register data at the time that the CS
is pulled to a logic [0] during SPI communication and / or for
the period of time since the last valid SPI communication,
with the following exceptions:
? The previous SPI communication was determined to be
invalid. In this case, the status will be reported as
though the invalid SPI communication never occurred.
? Battery transients below 6.0 V, resulting in an under-
voltage shutdown of the outputs, may result in incorrect
data loaded into the SPI register, except the UVF fault
reporting (OD13).
Serial Output Bit Assignment
The contents of bits OD15 : OD0 depend on bits D1: D0
from the most recent initialization command SOA[1:0] (refer
to Table 12 ), as explained in the paragraphs that follow.
The register bits are reset by a read operation and also if
the fault is removed.
Table 12 summarizes the SO register content. Bit OD10
reflects Normal mode (NM).
35XS3500
Analog Integrated Circuit Device Data ?
Freescale Semiconductor
29
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
KITUSBSPIEVME KIT EVAL USB-SPI W/MC68HC908JW32
KP3040 KEYPAD USB W/2 USB PORTS
KS8737-EVAL BOARD EVAL EXPERIMENT FOR KS8737
KSZ8695PX-EVAL KIT EVAL KSZ8695PX EXPERIMENT
KSZ9692PB-EVAL BOARD EVALUATION FOR KSZ9692PB
L17-RR-D1-F-01-100 CONN SOCKET 20-24AWG CRIMP GOLD
L171370 D-SUB BACKSHELL BLACK PLAS 9POS
L17529 D-SUB ASSY SPRING LATCH
相关代理商/技术参数
KIT36476 功能描述:电缆组件 1200 in. w/ RJ45 plug and recpt RoHS:否 制造商:Molex 产品:Power Assemblies 类型:Cable Assembly 连接器端口 A:No Connector 连接器端口 A 管脚计数:4 连接器端口 B:No Connector 连接器端口 B 管脚计数: 型式:Male 线规 - 美国线规（AWG）:20, 28 长度:0.305 m 颜色:Black, Red
KIT3803MMA7660FC 功能描述:加速传感器开发工具 MMA7660 Eval Kit Daughter Board RoHS:否 制造商:Murata 工具用于评估:SCA3100-D04 加速:2 g 传感轴:Triple Axis 接口类型:SPI 工作电压:3.3 V
KIT3803MMA7660FC 制造商:Freescale Semiconductor 功能描述:Accelerometer Daughterboard
KIT38073 功能描述:以太网和电信连接器 RJ KIT EMI SHIELDED PANEL MOUNT RoHS:否 制造商:Pulse 产品:Modular Jacks 性能类别: USOC 代码:RJ45 位置/触点数量: 安装风格:Through Hole 端口数量:1 x 1 型式:Female 屏蔽: 电流额定值: 电压额定值: 触点电镀: 外壳材料:Thermoplastic IP 等级:
KIT38081 功能描述:以太网和电信连接器 EMI SHIELD PLUG KIT RoHS:否 制造商:Pulse 产品:Modular Jacks 性能类别: USOC 代码:RJ45 位置/触点数量: 安装风格:Through Hole 端口数量:1 x 1 型式:Female 屏蔽: 电流额定值: 电压额定值: 触点电镀: 外壳材料:Thermoplastic IP 等级:
KIT38081NI 功能描述:以太网和电信连接器 Kit EMI Shield Plug RoHS:否 制造商:Pulse 产品:Modular Jacks 性能类别: USOC 代码:RJ45 位置/触点数量: 安装风格:Through Hole 端口数量:1 x 1 型式:Female 屏蔽: 电流额定值: 电压额定值: 触点电镀: 外壳材料:Thermoplastic IP 等级:
KIT38082 功能描述:以太网和电信连接器 EMI SHIELD RECPT KIT RoHS:否 制造商:Pulse 产品:Modular Jacks 性能类别: USOC 代码:RJ45 位置/触点数量: 安装风格:Through Hole 端口数量:1 x 1 型式:Female 屏蔽: 电流额定值: 电压额定值: 触点电镀: 外壳材料:Thermoplastic IP 等级:
KIT38082NI 功能描述:以太网和电信连接器 RJ KIT EMI SHIELDED RECPT RoHS:否 制造商:Pulse 产品:Modular Jacks 性能类别: USOC 代码:RJ45 位置/触点数量: 安装风格:Through Hole 端口数量:1 x 1 型式:Female 屏蔽: 电流额定值: 电压额定值: 触点电镀: 外壳材料:Thermoplastic IP 等级: